

# Multifunctional high-performance van der Waals heterostructures

Mingqiang Huang<sup>1</sup>, Shengman Li<sup>1</sup>, Zhenfeng Zhang<sup>1</sup>, Xiong Xiong<sup>1</sup>, Xuefei Li<sup>1,2</sup> and Yanqing Wu<sup>1,2\*</sup>

**A range of novel two-dimensional materials have been actively explored for More Moore and More-than-Moore device applications because of their ability to form van der Waals heterostructures with unique electronic properties. However, most of the reported electronic devices exhibit insufficient control of multifunctional operations. Here, we leverage the band-structure alignment properties of narrow-bandgap black phosphorus and large-bandgap molybdenum disulfide to realize vertical heterostructures with an ultrahigh rectifying ratio approaching  $10^6$  and on-off ratio up to  $10^7$ . Furthermore, we design and fabricate tunable multivalued inverters, in which the output logic state and window of the mid-logic can be controlled by specific pairs of channel length and, most importantly, by the electric field, which shifts the band-structure alignment across the heterojunction. Finally, high gains over 150 are achieved in the inverters with optimized device geometries, showing great potential for future logic applications.**


Two-dimensional (2D) materials offer a unique opportunity for the integration of heterogeneous systems due to the weak van der Waals interactions between individual layers, without dangling bonds on the surfaces. It is therefore possible to easily assemble different 2D materials into functional devices without the restraint of lattice mismatch and the need for the sophisticated and sometimes impractical growth procedures required for fabrication of conventional heterojunctions<sup>1,2</sup>. Various van der Waals heterostructures have been demonstrated, including tunnelling field-effect transistors based on a graphene/BN/graphene structure<sup>3</sup>, vertical field-effect transistors (VFETs)<sup>4–6</sup> and optoelectronic devices with the integration of transition-metal dichalcogenides (TMDCs)<sup>7–15</sup>. However, much less has been reported regarding heterostructures based on black phosphorus (BP), another recently rediscovered 2D material, which exhibits high hole mobility and, unlike many other 2D materials, has a direct bandgap<sup>16–23</sup>. In heterostructures, rectifying characteristics rely mainly on the Fermi level modulation of the channel, and the band-structure offset of the conduction band minimum and valence band maximum identifies where electrons and holes can be accumulated or depleted from quantum wells. Previous studies on such vertical heterostructures suggest that the combination of high rectifying ratio and on-off ratio, which is desirable for logic applications, is hard to achieve<sup>4–6,24</sup>. These issues are usually limited by the intrinsically smaller barriers in graphene-TMDC junctions and the lack of a bandgap offset that can induce a potential well for carrier reservation. BP is an unintentionally p-doped narrow-bandgap semiconductor<sup>22,23</sup>, and MoS<sub>2</sub> is a large-bandgap n-type semiconductor with reasonably high electron mobility<sup>25–27</sup>. The combination of these materials provides a large bandgap offset, achieving both a high on-off ratio and good rectifying characteristics. Moreover, the electron affinity difference for these materials is only 0.1 eV (refs 28–30), which opens the possibility of tuning the energy band offset. By changing the bias and therefore the channel Fermi level, a transition from a conventional binary inverter to a ternary inverter has been observed. The position and range of the middle logic values can be tuned via the bias voltage and channel lengths in this device, so its multifunctionality and high tunability exceeds previous binary logic devices based on

2D semiconductors<sup>30–40</sup>. Due to the higher number of logic states and higher data storage density, ternary logic is considered to be a promising alternative to traditional binary logic<sup>15,41</sup>. Nevertheless, systematic studies of such logic devices based on 2D semiconductors are largely lacking.


In the first part of this work, we systematically study the electronic transport properties of BP/MoS<sub>2</sub>-based heterojunctions, especially in relation to band alignment modulation. In the vertical structure device, where a high-performance diode and FET are integrated into a single device, we obtain a record-high current rectification ratio ( $\sim 1 \times 10^6$ ) and high on-off ratio ( $1 \times 10^7$ ) simultaneously, with a large current density ( $> 1 \times 10^3$  A cm<sup>-2</sup>). We then focus on MoS<sub>2</sub>-BP heterostructure-based logic devices by engineering the partition load and matching, and successfully demonstrate the first tunable ternary inverter, in which both the middle output value and middle region length can be controlled. Finally, by optimizing the channel length of the individual BP and MoS<sub>2</sub> FETs, we demonstrate a high-performance binary inverter with a record high gain of over 150. We also perform an air-stability study with encapsulation and investigate the temperature dependence of the above functional devices from room temperature down to 20 K. With a thin Al<sub>2</sub>O<sub>3</sub> cap layer formed from a 3 nm Al layer deposited by physical vapour deposition (PVD), the BP devices exhibit air-stable device performance for up to 8 weeks, without any sign of further degradation.

To fully explore electronic transport in BP/MoS<sub>2</sub>-based heterojunctions, we designed and fabricated various hybrid structures, including chemical vapour deposited (CVD) MoS<sub>2</sub>-BP and exfoliated multilayer MoS<sub>2</sub>-BP heterostructures, as shown in Fig. 1a and b, respectively. Raman measurements on the overlap region were taken, as shown in Fig. 1c,d (with top layers of BP and MoS<sub>2</sub>, respectively). In both cases, the five peaks (black, BP peaks; red, MoS<sub>2</sub> peaks) are consistent with previous studies<sup>28</sup>. Photoluminescence measurements on monolayer MoS<sub>2</sub> are presented in the inset of Fig. 1c. The peak position is at 673 nm and the half-peak width is 23 nm, indicating good quality of the thin film<sup>42</sup>. These different structures are the basis for the various functional BP-MoS<sub>2</sub> heterojunction devices and inverters described in the following sections.


<sup>1</sup>Wuhan National High Magnetic Field Center and School of Physics, Huazhong University of Science and Technology, Wuhan 430074, China. <sup>2</sup>School of Electrical and Electronic Engineering, Huazhong University of Science and Technology, Wuhan 430074, China. \*e-mail: [yqwu@mail.hust.edu.cn](mailto:yqwu@mail.hust.edu.cn)



**Figure 1 | Heterostructure schematics and material characterization.** **a,b**, Optical microscopic images of BP and MoS<sub>2</sub> heterostructures using single-layer CVD MoS<sub>2</sub> (**a**) and exfoliated multilayer MoS<sub>2</sub> (**b**). Scale bars, 10  $\mu\text{m}$ . **c**, Raman characterization in the heterojunction overlapped region, in which the top layer is a BP flake. Inset: photoluminescence (PL) measurement of the single-layer CVD MoS<sub>2</sub>. **d**, Raman characterization in the heterojunction overlapped region, in which the top layer is MoS<sub>2</sub> flake.



**Figure 2 | Electronic properties of VFET.** **a**, Schematic view of the VFET. **b**,  $I_d$ - $V_d$  output characteristics and  $I_d$ - $V_g$  transfer characteristics of the device in semilogarithmic scale. **c**, Energy band diagrams and rectification ratio at different gate voltages. **d**, Energy band diagrams and on-off ratio at different drain voltages. **e**, Comparison of on-off ratio for different materials systems in VFET structures. Reference data are sourced from this work (MoS<sub>2</sub>-BP), ref. 4 (graphene-MoS<sub>2</sub>) and ref. 24 (graphene-BP), respectively.



**Figure 3 | Electronic properties of the lateral HJFET.** **a**, Schematic view of the lateral HJFET. **b**, Transfer characteristics in four regions of a typical BP/MoS<sub>2</sub>-based heterostructure, in which the drain voltage is 1 V. **c**, Energy band diagrams at different bias conditions. The bandgap of multilayer MoS<sub>2</sub> is ~1.2, and is 0.3 eV for the BP flake. **d**, *I<sub>d</sub>*-*V<sub>g</sub>* curves of the lateral HJFET with a short BP channel of 0.2 μm. The peak-to-valley ratio in region III becomes larger as *V<sub>d</sub>* increases from 0.2 to 2 V.

**VFET**


As shown in Fig. 2a, the vertical heterojunction consists of a BP channel on top of a MoS<sub>2</sub> layer. Current flows between the bottom electrode and top metal electrode, passing through the semiconducting BP channel. The thickness of this channel is designated as the channel length in some literature, but here we define the carrier integration path as the junction thickness<sup>4,6</sup>. This heterojunction integrates a high-performance diode and a FET as a single structure. Its electric transport characteristics are presented in Fig. 2b, where the left and right panels represent the output and transfer characteristics, respectively. Well-behaved rectifying behaviour can be achieved simultaneously with a large on-off ratio. For instance, the device has a rectification ratio of ~4 × 10<sup>5</sup> (current at *V<sub>d</sub>* = 3 V versus current at *V<sub>d</sub>* = -3 V) at *V<sub>g</sub>* = -3 V, and an on-off ratio of up to 1 × 10<sup>7</sup> (current at *V<sub>g</sub>* = 4 V versus current at *V<sub>g</sub>* = -3 V) at *V<sub>d</sub>* = -3 V.

To better understand the mechanisms, we plot the rectification ratio versus *V<sub>g</sub>* and on-off ratio versus *V<sub>d</sub>* in Fig. 2c,d, together with the band alignment. The rectification ratio decreases rapidly as the gate voltage increases. Under negative *V<sub>g</sub>*, holes accumulate greatly in the BP flake, while the MoS<sub>2</sub> sheet remains n-type due to the Fermi pinning effect<sup>27</sup>. As a result, a PN heterojunction is formed and the device shows diode-like rectifying characteristics. While under positive *V<sub>g</sub>*, the device is doped as an n-n junction because of the ambipolar nature of BP, and it shows ohmic-like behaviour with rectification ratio close to 1. On the other hand, the on-off ratio decreases when the drain voltage changes from reverse bias to forward bias. Under reverse bias, the built-in potential is increased and a p-n heterojunction is formed at *V<sub>g</sub>* < 0 (red symbols), which results in a very small current. Meanwhile, an

n-n junction is formed at *V<sub>g</sub>* > 0 (blue symbols), which results in large current, regardless of the reverse junction bias, leading to a large on-off ratio. While under forward bias, the quasi-Fermi-level difference generates excess minority carriers in the depletion region, which diffuse through the junction, and current is always large in the entire range of *V<sub>g</sub>*. As a comparison, the on-off ratios of such vertical heterojunctions based on different materials are summarized in Fig. 2e<sup>4,24</sup>. Using band alignment engineering of van der Waals heterostructures based on BP and MoS<sub>2</sub>, our device shows better performance than counterparts reported in previous studies<sup>4-6,24</sup> (Supplementary Section 1).

**Lateral heterojunction FET**

A lateral heterojunction FET (HJFET) structure, in which the two electrodes are separately located on a BP flake and MoS<sub>2</sub> sheet, away from the overlapped junction region, has also been demonstrated (Fig. 3a). Electrons are injected from the source to drain electrode through the MoS<sub>2</sub> channel, the heterojunction and BP channel, consecutively. The global gate controls the entire channel electrostatic potential, resulting in non-monotonic current modulation due to the non-uniformity of the channel<sup>10,15</sup>. The transfer characteristics are plotted in Fig. 3b, where the drain is at forward bias for the p-n heterojunction. Electric current transport can be sorted into four regions. In region I (*V<sub>g</sub>* < -2.5 V), the MoS<sub>2</sub> channel is fully depleted, which turns off the entire channel and results in the smallest *I<sub>d</sub>*. In region II (-2.5 V < *V<sub>g</sub>* < -1.5 V), the gate bias starts to turn in both the non-overlapped MoS<sub>2</sub> channel region and the MoS<sub>2</sub> region in the heterojunction. In region III (-1.5 V < *V<sub>g</sub>* < 0 V), when the heterojunction is fully turned on, the drain current will be dominated by the non-overlapped BP




**Figure 4 | Tunable multi-value inverter.** **a**, Schematic view of the heterojunction-based ternary inverter. **b**, Transfer characteristics of the BP FET and lateral HJFET at small drain bias of 0.2 V (left) and large drain bias of 2 V (right), showing overlapped regions increasing at larger drain biases. **c**, Inverter formed by a BP FET and lateral HJFET showing binary logic under a small driving voltage and ternary logic under a large driving voltage;  $V_{dd}$  varies from 0.2 V to 2 V and the inflection point is  $\sim 1$  V. Inset: another ternary inverter biased at 4 V with large mid-logic window. **d**, Voltage gain for both switching states for the ternary inverter at different  $V_{dd}$ . Inset: typical voltage gain dependence of  $V_{in}$ .

and MoS<sub>2</sub> transistor, where current in the depleted BP channel begins to decrease more quickly than the increase in MoS<sub>2</sub>, until it reaches the ambipolar transition point when the current for both channels starts to increase beyond  $V_g = 0$  V.

The energy band diagrams of this heterojunction under various biases are shown in Fig. 3c<sup>28,29</sup>. Under forward bias, the energy band of the BP side will be pulled down. The barrier for electrons in MoS<sub>2</sub> is always very small close to ohmic contact, and the barrier for holes in BP is large when  $V_d$  is small. When  $V_d$  increases further until the valence band of BP is pulled down beyond the valence band position of MoS<sub>2</sub> (at about  $V_d = 1$  V), the barrier for holes decreases to zero and the BP channel will dominate current transport. The larger the drain bias, the more effectively the gate field controls the channel, where no internal barrier exists to restrain carrier transport. This explains the larger peak-to-valley ratio and faster decrease in current as  $V_d$  increases in region III, as shown in Fig. 3d (Supplementary Section 2). At large drain biases, the change in threshold voltage of the BP channel as well as the drain-induced barrier lowering<sup>21</sup> (which in this case also increases the subthreshold slope of the BP) lead to much larger parallel regions of this heterojunction and the BP channel, and this creates a unique window for a ternary logic inverter, as discussed in detail in Fig. 4.

Logic functions based on 2D semiconductors form building blocks with great potential for future flexible electronics<sup>31–41</sup>. Figure 4a shows an in-series lateral HJFET with a BP FET-based inverter. At small drain bias, the transfer characteristics of the

heterojunction and BP transistor diverge widely, with very different gate voltage dependences, as shown in the left panel of Fig. 4b. However, at large drain bias, the peak-to-valley ratio of the heterojunction increases in region III, and forms a wide parallel region with the BP channel in the transfer characteristics shown in the right panel of Fig. 4b. As a result, the device shows binary logic under small driving voltage but ternary logic under large  $V_{dd}$ , as shown in Fig. 4c. For example, at  $V_{dd} = 0.2$  V, the output voltage shows a high logic value of 1 before  $-0.5$  V and a low logic of 0 at  $V_{in} > 0$  V. At  $V_{dd} = 2$  V, in addition to ‘logic 1’ at  $V_{in} < -0.5$  V and ‘logic 0’ at  $V_{in} > 0.5$  V, a new middle logic value of  $V_{out} \sim 1.1$  V appears in the range of  $-0.4 < V_{in} < 0$  V. At logic 1, the BP transistor in the pull-up network will provide a low resistive path to the supply voltage. At logic 0, the resistance of the heterojunction in the pull-down network is small enough that the logic low levels are almost equal to GND. The unique middle logic state starts to appear at about  $V_{dd} = 1$  V and gradually becomes distinct when  $V_{dd}$  is larger than 1.6 V. As discussed earlier, this is because the heterojunction is fully turned on with effective gate control where a longer parallel region III exists for the two transfer characteristics curves at large  $V_d$  (for details see Supplementary Section 3). This parallel region of the BP2 FET and the lateral HJFET in the log-scale transfer characteristics indicates that the resistance ratio of the pull-up transistor and pull-down transistor is constant, so a middle logic state evolves in the  $V_{out}-V_{in}$  characteristics<sup>15,41</sup>. When  $V_{dd}$  increases further to 4 V for a similar structure, the middle logic region width increases gradually and becomes very




**Figure 5 | Tunable ternary inverter.** **a**, Schematic of the ternary inverter based on a MoS<sub>2</sub> transistor with varying channel length in series with BP FETs. **b**, Transfer characteristics of the BP FET and in-series BP/MoS<sub>2</sub> FETs, in which the channel length of the MoS<sub>2</sub> FET changes from 0.1 to 5  $\mu\text{m}$  and those of the BP1 and BP2 FETs are fixed at 3 and 4  $\mu\text{m}$ , respectively, at a fixed  $V_d$  of 1 V. **c,d**, Plot of  $V_{out}$  versus  $V_{in}$  and voltage gain of the ternary inverter at  $V_{dd} = 1$  V. **e**, Summary of output logic states of the inverter for different  $L_{ch}$  of the MoS<sub>2</sub> FET.

flat, as can be seen in the inset of Fig. 4c. It is important to note that the actual voltage drop on the heterojunction is  $V_{out}$  (not  $V_{dd}$ ), which corresponds to the actual  $V_d$  in the  $I_d$ - $V_g$  curves in Fig. 4b. To the best of our knowledge, this is the first multivalued inverter that can be tuned from binary to ternary using a drain bias. Moreover, these FETs show fast switching in gate modulation, leading to a high voltage gain in the inverters, thanks to the large specific capacitance of the high- $\kappa$  dielectric HfSiO used, as shown in the inset of Fig. 4d. The gain increases with  $V_{dd}$ , and the switching gains of the first and second logic states can reach up to 12 and 8 at  $V_{dd} = 2$  V, as shown in Fig. 4d. The high performance and versatility demonstrated here promise great potential for future logic applications based on 2D material heterojunctions (Supplementary Section 12).

### In-series FET

The transfer characteristics of MoS<sub>2</sub> transistors with different channel lengths show that the threshold voltage decreases and transconductance increases when the channel length decreases<sup>21,43</sup>. With these characteristics in mind, a ternary inverter structure based on a MoS<sub>2</sub> transistor (with varying channel length) in series with a BP channel was fabricated, as shown in Fig. 5a. Unlike previous studies of a CMOS inverter based on a MoS<sub>2</sub> nFET and BP pFET, the BP channel was designed to be divided into two regions with a 1  $\mu\text{m}$  difference in channel length. This leads to a small difference in the on-state resistance and orders of difference in the off-state resistance due to the threshold voltage shift. The transfer characteristics of the in-series MoS<sub>2</sub> FET with the BP FET are presented in Fig. 5b, with the channel length of the MoS<sub>2</sub> FET changing from 0.1 to 5  $\mu\text{m}$  and those of the BP1 and BP2 FET fixed at 3 and 4  $\mu\text{m}$ , respectively, at a fixed  $V_d$  of 1 V. Similar to the heterojunction, there are four regions in the  $I_d$ - $V_g$  curve, with regions I/II

and III/IV dominated by the MoS<sub>2</sub> FET and BP FET, respectively. Thus, by combining such an in-series FET with a long-channel BP FET, a standard ternary inverter has been successfully demonstrated, as shown in the plot of output voltage versus input voltage in Fig. 5c. The three logic states—logic 1,  $\frac{1}{2}$  and 0—can all be clearly observed. In such an in-series circuit, the current through each component is the same, and the voltage across the circuit is the sum of the voltages across each component. We take the red line ( $L_{ch}$  of MoS<sub>2</sub> is 1.3  $\mu\text{m}$ ) as an example, which also correlates with the red line data in Fig. 5b. When  $V_{in} < -2.5$  V, it shows a high logic value of 1, because of the highly resistive fully depleted MoS<sub>2</sub> channel ( $R_{MoS_2} \gg R_{BP1} \sim R_{BP2}$ ). When  $-2.5 \text{ V} < V_{in} < -1.5$  V, the MoS<sub>2</sub> channel starts to turn on, with higher conductance than the rest of the channel, and it exhibits a medium value of  $V_{out} \sim 0.55$  V, corresponding to a partition of voltage between the load BP2 FET and BP1 FET together with the MoS<sub>2</sub> FET. When  $V_{in} > -1.5$  V, the MoS<sub>2</sub> transistor is fully turned on with much lower resistance, while both BP transistors are in the state of the sub-threshold region of the pFET where the longer channel BP2 has much higher resistance than BP1, and the resulting  $V_{out}$  shows a low level of  $\sim 0.1$  V. Therefore, we have three state output values that are all close to conventional logic values. Figure 5d plots the gain of the ternary inverter. The first four peaks represent the voltage gain from logic 1 to  $\frac{1}{2}$ , and the second four peaks represent the voltage gain from logic  $\frac{1}{2}$  to 0. Under a small driving voltage of  $V_{dd} = 1$  V, the two gains can both reach close to 4. The advantage of such a structure is that the mid value state can be well controlled by simply tuning the channel length without the need for a deterministic transfer of materials and complex doping schemes. As shown in Fig. 5e, the middle region width can be controlled by the channel length of the MoS<sub>2</sub> FET, which determines the transition point from logic 1 (Supplementary Sections 4 and 5).



**Figure 6 | High-performance binary inverter.** **a**, Transfer characteristics of FETs with different channel lengths for BP and MoS<sub>2</sub>. Inset: the circuit of the BP-MoS<sub>2</sub> binary inverter. **b**,  $V_{out}$  versus  $V_{in}$  for inverters based on BP and MoS<sub>2</sub> with different channel lengths. **c**, Voltage gain for the above inverters. **d**, High gain of the inverter based on an in-series BP FET ( $L_{ch} = 5 \mu\text{m}$ ) and MoS<sub>2</sub> FET ( $L_{ch} = 5 \mu\text{m}$ ). At  $V_{dd} = 3 \text{ V}$ , the voltage gain can reach as high as 70. Inset: statistical distribution of the voltage gains from multiple devices. Five of the devices exhibit a gain of  $\sim 70$ , with a highest gain of over 150.

### High-performance BP-MoS<sub>2</sub> binary inverter

Finally, to fully explore the performance potential of the BP/MoS<sub>2</sub>-based logic inverter, arrays of BP and MoS<sub>2</sub> CMOS transistors with different channel lengths from 100 nm to 5  $\mu\text{m}$  were fabricated in series, as shown in the inset of Fig. 6a. As expected, the threshold voltage can be well tuned by channel length modulation. We can make the intersection point of the two  $I_d V_g$  curves of the BP and MoS<sub>2</sub> FETs in their sub-threshold regions at an optimized channel length, resulting in a high-voltage-gain inverter, as shown in Fig. 6b,c. For an inverter with  $L_{BP} = L_{MoS_2} = 5 \mu\text{m}$ , in particular, the small subthreshold slope of the MoS<sub>2</sub> FET (120 mV dec<sup>-1</sup>) and the BP FET (245 mV dec<sup>-1</sup>), together with their well-matched threshold voltages, leads to fast switching as the input voltage changes from 0 to -1 V. The gain can reach 31 at a small  $V_{dd}$  of 1 V (Fig. 6c) and 70 at  $V_{dd} = 3 \text{ V}$  (Fig. 6d), which is comparable to commercial devices. We also fabricated 12 BP-MoS<sub>2</sub> CMOS inverters, for which the voltage gains are shown in the inset of Fig. 6d. Most of them exhibit high gains, larger than 60, and the highest gain is as high as 152 at  $V_{dd} = 3 \text{ V}$  (Supplementary Section 6), which is among the highest reported in all inverters made from 2D materials, especially those that use solid-state gate oxide<sup>38,40</sup>. Finally, because BP is known for its air instability, we developed an encapsulation method with a thin Al<sub>2</sub>O<sub>3</sub> layer, and the BP devices exhibit air-stable device performance for up to 8 weeks, with no sign of degradation (Supplementary Sections 7 and 8). We also carried out a temperature dependence study for the above functional devices, from room temperature down to 20 K (Supplementary Sections 7–11), and the performance of these devices improves at low temperatures. These multifunctional high-performance devices show great potential for future flexible electronics (Supplementary Section 13).

### Conclusion

In summary, we have demonstrated various heterostructures based on 2D semiconductors with specific bandgap alignment, resulting in unique electronic transport properties and device performance. The vertically stacked MoS<sub>2</sub> and BP heterojunction exhibits a large current rectification ratio of  $1 \times 10^6$  and high on-off ratio of  $1 \times 10^7$  by integrating the high performance of the diode and FET into a single device. Tunable high-performance ternary inverters controlled by drain voltage and channel length have been demonstrated by adopting energy band alignment and load matching. Finally, a high-performance binary inverter with gain over 150 has been realized by optimization of the device structures of both 2D semiconductors.

### Methods

Methods and any associated references are available in the [online version of the paper](#).

Received 10 December 2016; accepted 6 September 2017; published online 9 October 2017

### References

- Geim, A. & Grigorieva, I. Van der Waals heterostructures. *Nature* **499**, 419–425 (2013).
- Li, M. Y., Chen, C. H., Shi, Y. & Li, L. J. Heterostructures based on two-dimensional layered materials and their potential applications. *Mater. Today* **19**, 322–335 (2015).
- Britnell, L. *et al.* Field-effect tunneling transistor based on vertical graphene heterostructures. *Science* **335**, 947–950 (2011).
- Yu, W. J. *et al.* Vertically stacked multi-heterostructures of layered materials for logic transistors and complementary inverters. *Nat. Mater.* **12**, 246–252 (2013).

5. Moriya, R. *et al.* Large current modulation in exfoliated-graphene/MoS<sub>2</sub>/metal vertical heterostructures. *Appl. Phys. Lett.* **105**, 083119 (2014).
6. Georgiou, T. *et al.* Vertical field-effect transistor based on graphene–WS<sub>2</sub> heterostructures for flexible and transparent electronics. *Nat. Nanotech.* **8**, 100–103 (2013).
7. Britnell, L. *et al.* Strong light–matter interactions in heterostructures of atomically thin films. *Science* **340**, 1311–1314 (2013).
8. Cheng, R. *et al.* Electroluminescence and photocurrent generation from atomically sharp WSe<sub>2</sub>/MoS<sub>2</sub> heterojunction p–n diodes. *Nano. Lett.* **14**, 5590–5597 (2014).
9. Furchi, M. M., Pospischil, A., Libisch, F., Burgdörfer, J. & Mueller, T. Photovoltaic effect in an electrically tunable van der Waals heterojunction. *Nano. Lett.* **14**, 4785–4791 (2014).
10. Lee, G. H., Cui, X. & Kim, P. Atomically thin p–n junctions with van der Waals heterointerfaces. *Nat. Nanotech.* **9**, 676–681 (2014).
11. Flöry, N. *et al.* A WSe<sub>2</sub>/MoSe<sub>2</sub> heterostructure photovoltaic device. *Appl. Phys. Lett.* **107**, 123106 (2015).
12. Roy, T. *et al.* Dual-gated MoS<sub>2</sub>/WSe<sub>2</sub> van der Waals tunnel diodes and transistors. *ACS Nano* **9**, 2071–2079 (2015).
13. Withers, F. *et al.* Light-emitting diodes by band-structure engineering in van der Waals heterostructures. *Nat. Mater.* **14**, 301–306 (2015).
14. Xue, Y. *et al.* Scalable production of a few-layer MoS<sub>2</sub>/WS<sub>2</sub> vertical heterojunction array and its application for photodetectors. *ACS Nano* **2**, 10–28 (2015).
15. Nourbakhsh, A., Zubair, A., Dresselhaus, M. S. & Palacios, T. Transport properties of a MoS<sub>2</sub>/WSe<sub>2</sub> heterojunction transistor and its potential for application. *Nano. Lett.* **16**, 1359–1366 (2016).
16. Warschauer, D. Electrical and optical properties of crystalline black phosphorus. *J. Appl. Phys.* **34**, 1853–1860 (1963).
17. Wittig, J. & Matthias, B. Superconducting phosphorus. *Science* **160**, 994–995 (1968).
18. Asahina, H. & Morita, A. Band structure and optical properties of black phosphorus. *J. Phys. C* **17**, 1839 (1984).
19. Morita, A. Semiconducting black phosphorus. *Appl. Phys. A* **39**, 227–242 (1986).
20. Buscema, M. *et al.* Fast and broadband photoresponse of few-layer black phosphorus field-effect transistors. *Nano. Lett.* **14**, 3347–3352 (2014).
21. Du, Y., Liu, H., Deng, Y. & Ye, P. D. Device perspective for black phosphorus field-effect transistors: contact resistance, ambipolar behavior, and scaling. *ACS Nano* **8**, 10035–10042 (2014).
22. Li, L. *et al.* Black phosphorus field-effect transistors. *Nat. Nanotech.* **9**, 372–377 (2014).
23. Liu, H. *et al.* Phosphorene: an unexplored 2D semiconductor with a high hole mobility. *ACS Nano* **8**, 4033–4041 (2014).
24. Kang, J. *et al.* Probing out-of-plane charge transport in black phosphorus with graphene-contacted vertical field-effect transistors. *Nano. Lett.* **16**, 2580–2585 (2016).
25. Mak, K. F., Lee, C., Hone, J., Shan, J. & Heinz, T. F. Atomically thin MoS<sub>2</sub>: a new direct-gap semiconductor. *Phys. Rev. Lett.* **105**, 136805 (2010).
26. Yin, Z. *et al.* Single-layer MoS<sub>2</sub> phototransistors. *ACS Nano* **6**, 74–80 (2012).
27. Das, S., Chen, H.-Y., Penumatcha, A. V. & Appenzeller, J. High performance multilayer MoS<sub>2</sub> transistors with scandium contacts. *Nano Lett.* **13**, 100–105 (2012).
28. Deng, Y. *et al.* Black phosphorus-monolayer MoS<sub>2</sub> van der Waals heterojunction p–n diode. *ACS Nano* **8**, 8292–8299 (2014).
29. Ye, L., Li, H., Chen, Z. & Xu, J. Near-infrared photodetector based on MoS<sub>2</sub>/black phosphorus heterojunction. *ACS Photon.* **3**, 692–699 (2016).
30. Chen, P. *et al.* Gate tunable MoS<sub>2</sub>–black phosphorus heterojunction devices. *2D Mater.* **2**, 034009 (2015).
31. Radisavljevic, B., Whitwick, M. B. & Kis, A. Integrated circuits and logic operations based on single-layer MoS<sub>2</sub>. *ACS Nano* **5**, 9934–9938 (2011).
32. Wang, H. *et al.* Integrated circuits based on bilayer MoS<sub>2</sub> transistors. *Nano Lett.* **12**, 4674–4680 (2012).
33. Lin, Y. F. *et al.* Ambipolar MoTe<sub>2</sub> transistors and their applications in logic circuits. *Adv. Mater.* **26**, 3263–3269 (2014).
34. Tosun, M. *et al.* High-gain inverters based on WSe<sub>2</sub> complementary field-effect transistors. *ACS Nano* **8**, 4948–4953 (2014).
35. Kim, J. S. *et al.* Dual gate black phosphorus field effect transistors on glass for NOR logic and organic light emitting diode switching. *Nano Lett.* **15**, 5778–5783 (2015).
36. Su, Y., Kshirsagar, C. U., Robbins, M. C., Haratipour, N. & Koester, S. J. Symmetric complementary logic inverter using integrated black phosphorus and MoS<sub>2</sub> transistors. *2D Mater.* **3**, 011006 (2015).
37. Yu, L. *et al.* High-performance WSe<sub>2</sub> complementary metal oxide semiconductor technology and integrated circuits. *Nano Lett.* **15**, 4928–4934 (2015).
38. Pu, J. *et al.* Highly flexible and high-performance complementary inverters of large-area transition metal dichalcogenide monolayers. *Adv. Mater.* **28**, 4111–4119 (2016).
39. Yu, L. *et al.* Design, modeling and fabrication of CVD grown MoS<sub>2</sub> circuits with E-mode FETs for large-area electronics. *Nano Lett.* **16**, 6349–6356 (2016).
40. Zhao, M. *et al.* Large-scale chemical assembly of atomically thin transistors and circuits. *Nat. Nanotech.* **11**, 954–959 (2016).
41. Shim, J. *et al.* Phosphorene/rhenium disulfide heterojunction-based negative differential resistance device for multi-valued logic. *Nat. Commun.* **7**, 13413 (2016).
42. Zhan, Y., Liu, Z., Najmaei, S., Ajayan, P. M. & Lou, J. Large-area vapor-phase growth and characterization of MoS<sub>2</sub> atomic layers on a SiO<sub>2</sub> substrate. *Small* **8**, 966–971 (2012).
43. Liu, H., Neal, A. T. & Ye, P. D. Channel length scaling of MoS<sub>2</sub> MOSFETs. *ACS Nano* **6**, 8563–8569 (2012).

### Acknowledgements

The authors thank L. Li, S. Li and X. Wang for helpful discussions and technical support, the staff in 'Wuhan National High Magnetic Field Center' for technical support during low-temperature electrical measurements, the staff at the 'Center of Micro-fabrication and Characterization of Wuhan National Laboratory for Optoelectronics' and 'Huazhong University of Science and Technology Analytical and Testing Center' for support with electron-beam lithography, electron-beam evaporation and Raman measurements. This project is supported by the National Natural Science Foundation of China (grants 61574066, 61390504 and 11404118).

### Author contributions

Y.W. conceived the project. M.H. transferred the heterostructures and fabricated the devices. M.H. and S.L. performed optical characterizations and electrical measurements. M.H., X.L. and Y.W. analysed the data. Z.Z. grew the CVD MoS<sub>2</sub> and X.X. grew the high-κ dielectric layers. M.H. and Y.W. co-wrote the paper. All authors contributed to discussions about the manuscript.

### Additional information

Supplementary information is available in the [online version of the paper](#). Reprints and permissions information is available online at [www.nature.com/reprints](http://www.nature.com/reprints). Publisher's note: Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations. Correspondence and requests for materials should be addressed to Y.W.

### Competing financial interests

The authors declare no competing financial interests.

## Methods

**Fabrication of heterostructures.** MoS<sub>2</sub> flakes were either transferred from a CVD-grown single layer or a mechanically exfoliated multilayer onto a silicon wafer with 20 nm high-κ dielectric grown by atomic layer deposition. Next, deterministic transfer methods were used to exfoliate few-layer BP onto the MoS<sub>2</sub>. Finally, Ni/Au metal electrodes were patterned and deposited by standard electron-beam lithography and electron-beam deposition, respectively. Some heterostructures were based on monolayer CVD MoS<sub>2</sub> ribbons. The film was first

patterned by electron-beam lithography and then etched into ribbons by oxygen plasma etching.

**Electronic characterization.** The device was placed inside an electrically shielded and optically sealed probe station system (Lakeshore CPX-VF). Current characterizations were carried out directly using an Agilent parameter analyser B1500A.

**Data availability.** The data that support the plots within this paper are available from the corresponding author upon reasonable request.